Fusion of Multidisciplinary Research, An International Journal (FMR) , Vol. **1**, Iss. **1**, 2020
https://doi.org/10.63995/VGRD5263

FMR

ARTICLE

The Impact and Prevention of Latch-up in CMOS in VLSI Design

Oliver Ava, Muhammad Oscar, and Tommy George*

The Department of Electronic and Electrical Engineering, Brunel University London, London, UK
*Corresponding author: Tom.george@brunel.ac.uk

(Received: 08 August 2019; Revised: ; Accepted: 30 December 2019; Published: 12 January 2020)

Abstract

Latch-up is a reliability concern in CMOS (Complementary Metal-Oxide-Semiconductor) technology in VLSI (Very Large-Scale Integration) design. Latch-up is the parasitic (i.e., unintended) creation of a low-impedance path from one power supply rail to the other due to the triggering of parasitic thyristor structures that are found in CMOS processes as a result of process variations and imperfect layout design. The devices suffer from this phenomenon, which can result in device malfunction, excessive current flowing through the integrated circuit, and even permanent damage to the IC. Latch-up has a profound impact on jeopardizing the stability and operation of electronic systems and is particularly critical for high-performance and high-reliability operations, such as those in aerospace, medical devices, and critical infrastructure. Latch-up is caused by high current spikes, radiation exposure, and bad circuit layout, amongst other primary factors. These risks can be mitigated through preventive measures, which are essential for preventing the impact of these risks on the robustness of CMOS circuits. Guard rings, which isolate the sensitive ones of the chip and prevent their formation of parasitic paths, are among the effective prevention strategies. Latch-up susceptibility can be minimized by proper substrate doping and sound design as well. There are also optimizations in the layout design that reduce the proximity of p-n junctions and utilize advanced CMOS processes with latch-up-resistant technological secondary devices. This is an abstract on the necessity of comprehending and preventing the problem of latch-up in CMOS VLSI design, further to improve the current reliability and efficiency of integrated circuits.

Keywords: Circuit Reliability; CMOS; Guard Rings; Latch-up; Parasitic Thyristor; Substrate Doping; VLSI Design

Abbreviations: ESD: Electrostatic discharge, IC: Integrated Circuit, MSV: Maximum Safe Voltage, SCR: Silicon-controlled Rectifier, SoI: Silicon on Insulator, VLSI: Very-large-scale integration

1. Introduction

Latch-up in CMOS technology presents a critical issue where an unintended low impedance path forms between the power and ground rails, leading to a short circuit. This phenomenon, primarily triggered by the inadvertent interaction of parasitic PNP and NPN transistors within the circuit, can result in high currents that potentially damage the integrated circuit (IC). Such occurrences underscore the importance of understanding latch-up to mitigate its impact on semiconductor devices, emphasizing the need for robust latchup protection strategies. Given the complexity of very-large-scale integration (VLSI) designs, addressing latch-up from the outset becomes paramount in safeguarding device functionality and reliability [1, 2, 3, 4] (Fig. 1).

Efforts to prevent latch-up incorporate a variety of approaches, including the design of noise-resistant layouts, the use of silicon on insulator (SOI) technology, and the integration of SCR (silicon-controlled rectifier) structures for enhanced electrostatic discharge protection. Additionally, understanding the



Figure 1. Latch-up test for a CMOS IC.

dynamics of latch up current and developing effective detection techniques are crucial in creating low impedance path solutions and parasitic structure mitigations. Addressing latch-up through these multifaceted strategies not only enhances IC resilience against sudden electrostatic discharges but also contributes to the overall reliability and longevity of VLSI designs [**r5**, 5, 6].

1.1 Understanding Latch-Up

Latch-up in CMOS technology is a phenomenon where an unintended low-impedance path is created between the power supply rails, leading to a potential disruption in the circuit's proper functioning. This condition can escalate to overcurrent situations, possibly resulting in the destruction of the component. A power cycle is often required to rectify this situation.

1. Parasitic Structure: The core of latch-up lies in the parasitic structure, typically equivalent to a thyristor or silicon-controlled rectifier (SCR). This structure is essentially a PNPN device that acts as two transistors (PNP and NPN) placed back to back. The unique arrangement ensures that both transistors keep each other in a state of saturation as long as the structure is forward-biased and a certain current flows through it.
2. Triggering Factors: Several factors can initiate latch-up, including:
   - Voltage spikes on input or output pins
   - Supply voltage exceeding the absolute maximum rating
   - Exposure to ionizing radiation
   - High-power microwave interference
   - Electrostatic discharge (ESD) These triggers create a low impedance path between a supply pin and ground due to current injection or overvoltage, which can lead to system upset or

catastrophic damage due to excessive current levels.

CMOS and BiCMOS circuits inherently form parasitic PNPN structures that can be triggered into creating PNPN Thyristors, also referred to as silicon-controlled rectifiers (SCRs), through a current or voltage impulse. This formation is primarily due to the close proximity of NMOS and PMOS transistors, which create inherent parasitic transistors and diodes. The latch-up condition persists even after the initial trigger is removed, necessitating a power cycle to eliminate the low impedance path and restore normal operation [7].

2. The Mechanism Behind Latch-Up

The mechanism behind latch-up in CMOS technology involves a complex interaction between various elements within the circuitry. Understanding this mechanism is crucial for developing effective prevention strategies. The following points outline the key components and processes involved in latch-up (Fig. 2):



Figure 2. The latch-up over-current prevention circuit.

1. **Triggering Events:**
   - Latch-Up can be initiated through several means, including noise at the output terminal, Electrostatic Discharge (ESD) events, and exposure to ionizing radiation. These events create conditions conducive for latch-up by disturbing the normal operation of the circuit.
   - External influences such as voltage spikes on input or output pins, supply voltage exceeding

the maximum rating, and high-power microwave interference also play a significant role in triggering latch-up.

2. **Parasitic Structure and Positive Feedback Loop:**
   - At the core of the latch-up phenomenon is the parasitic structure, akin to a Silicon Controlled Rectifier (SCR), comprising back-to-back parasitic PNP and NPN transistors. This additional instruction emphasizes the critical role of these parasitic back-to-back transistors in the latch-up process.
   - The interaction between these transistors forms a PNPN structure that can lead to a self-sustaining high-current state if a triggering event occurs. When one of the transistors conducts, it drives the other into conduction, creating a positive feedback loop that maintains saturation as long as the structure is forward-biased.
3. **Simulation and Analysis:**
   - Understanding and mitigating latch-up risk is very reliant upon the use of advanced simulation tools. The tools are divided into (1) a diffusion current module and (2) a lumped element module.
   - This diffusion current module solves current transport equations using HSPICE code to model the behavior of charge carriers in semiconductor materials.
   - An electrical characteristic of parasitic PNPN structure is simulated by a lumped element module using the input from the diffusion current module. By taking this approach, latch-up vulnerability can be analyzed as a function of circuit layout and substrate contact distribution.

These simulations enable researchers to identify high-risk areas within the CMOS design and employ targeted strategies to mitigate latch-up risk, such as introducing insulating oxide trenches or implementing lightly doped epitaxial layers on heavily doped substrates. Additionally, silicon-on-insulator (SOI) devices inherently resist latch-up, offering a robust solution for newer designs. Understanding the intricate mechanism behind latch-up and employing advanced simulation tools are essential steps towards enhancing the reliability and performance of CMOS circuits in VLSI design [8, 9, 10].

3. Preventing Latch-Up in Design

Preventing latch-up in CMOS designs involves a multifaceted approach, focusing on the circuit's physical layout, materials used, and specific technologies to mitigate the risk of unintended low impedance paths. The following points outline key strategies employed in the design phase to prevent latch-up (Fig. 3):



Figure 3. Parametric model.

1. **Physical Design and Layout Techniques:**
   - **Insulating Oxide Trench:** Surrounding NMOS and PMOS transistors with an insulating oxide layer effectively breaks the parasitic SCR structure, preventing the formation of a low impedance path.
   - **Guard Rings and Well Taps:** Implementing guard rings around sensitive areas and placing well taps appropriately (at least one per well and one for every 5 to 10 transistors) helps in syphoning off unwanted carriers, thus mitigating latch-up risks.
   - **Spacing and Layout:** Ensuring proper spacing between elements of each transistor, diode, resistor, and capacitor, as controlled through design rules, minimizes the effect of current or voltage pulses. This includes clustering N-type or NMOS transistors near the ground and PMOS transistors near the supply voltage VDD to reduce susceptibility.
2. **Material and Technology Choices:**
   - **Silicon-on-Insulator (SOI) Devices:** Utilizing SOI technology inherently eliminates the latch-up issue by preventing the formation of parasitic BJTs.
   - **Lightly Doped Epitaxial Layers on Heavily Doped Substrates:** This technique reduces the substrate's resistance, diminishing the likelihood of latch-up by directing majority carriers to the ground and reflecting minority carriers.
   - **Epitaxial Layer and Retrograde Well Doping:** A combination of an epitaxial layer with retrograde well doping provides a low impedance path for minority carriers and precise control over doping concentration, eliminating latch-up issues.
3. **Advanced Technologies and Circuit Design:**
   - **Latchup Protection Technology:** Implementing circuitry that automatically shuts off the device upon detecting latch-up conditions is an effective preventive measure.
   - **Power Management ICs and ESD Protection Diodes:** Incorporating components that provide overvoltage, overcurrent, and ESD protection can further help in preventing latch-up. This includes LDO linear regulators, switching regulators, hot swap controllers, and robust switches and multiplexers that are immune to fault protection and detection.

Each of these strategies plays a crucial role in the overall design process aimed at preventing latch-up in CMOS technology. By combining physical layout techniques, material and technology choices, and advanced circuit design, designers can significantly mitigate the risk of latch-up, ensuring the reliability and longevity of semiconductor devices [11, 12].

4. Techniques for Latch-Up Detection

Techniques for detecting latch-up in CMOS VLSI design are critical for ensuring the reliability and longevity of semiconductor devices. These techniques range from standardized testing methods to advanced detection strategies during schematic design (Fig. 4):

1. **Standardized Testing Methods:**
   - **EIA/JEDEC STANDARD IC Latch-Up Test (EIA/JESD78):** This standard outlines the procedure for testing integrated circuits for susceptibility to latch-up. The methodology involves subjecting the IC to specific stress conditions to trigger potential latch-up scenarios.
   - **Current Pulse and Over-Voltage Stress Waveforms:** Testing involves applying positive and negative current pulse waveforms, along with over-voltage stress waveforms, to the IC. These tests help in determining the Maximum Safe Voltage (MSV) for the device, which is crucial for identifying the voltage levels at which the device can operate without risking latch-up.
   - **MSV Determination:** The MSV can be established by starting with a voltage one diode drop

above the maximum operating voltage (VMAX) and incrementally increasing it until a catastrophic breakdown occurs. Alternatively, a near-catastrophic breakdown voltage based on process characterization may be chosen as the MSV.



Figure 4. Graph of resistance versus latch-up current.

2. **VLSI Design Phase Detection Techniques:**
   - When designing the schematic, specialized tools are used to verify the position and spacing of cages and ensure the correct placement of guard rings. It helps find possible IC latch-up risks before the exact design layout is drawn.
   - Using topology during schematic design enables you to address and handle latch-up-sensitive situations. Using this approach, the design reduces the likelihood of latch-up from occurring.
3. **Experimental Detection Methods:**
   - Using laser-induced latch-up allows researchers to uncover and prevent latch-up problems that could cause damage. The method has yielded encouraging results in tests, providing a unique solution for mitigating latch-up risks.

They emphasize the importance of implementing protective measures during design and conducting rigorous testing to safeguard CMOS devices against latch-up. Introducing such strategies can significantly enhance the reliability of VLSI designs and prevent them from failing due to latch-up [13, 14].

5. Case Studies

1. **Impact of Ionizing Radiation on CMOS Circuits:**
   - A comprehensive study by the Defence Research Establishment Ottawa utilized electronic circuit simulators to investigate the effects of varying ionizing radiation dose rates on CMOS circuit performance. The findings highlighted a significant sensitivity of CMOS circuits to radiation, which could lead to performance degradation or failure due to the activation of parasitic structures (Fig. 5).
2. **Radiation Effects in Integrated Circuits:**
   - Research submitted to the Air Force Research Laboratory delved into the radiation effects on integrated circuits, particularly focusing on bulk-CMOS processes. The study revealed that radiation exposure could alter transistor thresholds and amplify leakage currents, posing a substantial risk to the integrity and functionality of the circuits.



Figure 5. GND Clamp.

- Additionally, this research pinpointed that radiation could trigger the activation of parasitic structures within bulk-CMOS processes. Such activation is a precursor to latch-up, a detrimental effect that compromises the circuit's reliability by creating a low impedance path, potentially leading to catastrophic damage.

3. **Case Study Analysis:**
   - **Radiation-Induced Latch-Up:** The case studies underscore the critical nature of understanding and mitigating radiation effects in CMOS circuits. Radiation not only alters the physical properties of transistors but also activates parasitic back-to-back transistors, leading directly to latch-up incidents. These findings emphasize the necessity for robust latchup protection strategies in the design and manufacturing of CMOS integrated circuits to ensure their resilience against ionizing radiation and maintain device reliability.

6. Mitigation Technology

Mitigating the risk of latch-up in CMOS technology involves a comprehensive approach that spans from the design phase to the implementation of specific technologies aimed at enhancing the circuit's immunity to this phenomenon. Notably, the strategies focus on both physical design alterations and the integration of advanced materials and processes (Fig. 6):

1. **Physical Design Adjustments:**
   - **Spacing and Layout:** Ensuring adequate spacing between transistor elements to minimize the



Figure 6. The 8086 die, showing the 8-bit instruction register.

risk of parasitic interactions leading to latch-up.

- **Guard Rings and Well Taps:** The incorporation of guard rings around critical circuit areas and the strategic placement of well taps help in dissipating unwanted charge carriers, thus preventing the formation of a low impedance path.
- **EPI Layer Implementation:** An epitaxial (EPI) silicon layer acts as an effective barrier against the spread of carriers that could trigger latch-up, thereby enhancing the device's immunity to this issue.

2. **Advanced Material and Process Technologies:**
   - **Silicon On Insulator (SOI) Technology:** This approach utilizes an oxide layer between the source-drain doping and the substrate. This layer effectively isolates the components, preventing the formation of parasitic bipolar junction transistors (BJTs) that are a precursor to latch-up events.
   - **HardSIL™ Technology:** Developed by Silicon Space Technology, HardSIL™ technology modifies the CMOS process to harden the junction isolation. This modification has been demonstrated to provide latch-up immunity even at temperatures exceeding 200°C, making CMOS circuits more robust, especially in environments exposed to radiation and high temperatures.
3. **Foundry and Design Toolkit Guidelines:**
   - **IC Designers' Guidelines:** Foundries provide Integrated Latch-Up (ILU) and External Latch-Up (ELU) ground rules within the Technology Process Design Kit (PDK). These guidelines help IC designers to incorporate specific measures during the design phase that mitigate latch-up

risks effectively.

By employing these methods, designers and engineers can significantly reduce the likelihood of latch-up, ensuring that CMOS circuits maintain their functionality and reliability even under adverse conditions. The integration of SOI technology, along with innovative approaches like HardSIL™, represents a leap forward in enhancing the resilience of CMOS devices against latch-up. Furthermore, adherence to foundry-provided guidelines ensures that designs are optimized from the outset to prevent latch-up, contributing to the overall robustness and reliability of semiconductor devices [15, 16, 17].

7. Impact of Latch-Up on Device Reliability

Once activated, latch-up in CMOS devices creates a persistent low impedance path between the power supply and ground, leading to several detrimental effects on device reliability (Fig. 7):



Figure 7. CMOS structure with latch-up parasitics in cross section view.

1. **Persistent Low Impedance Path:** The low impedance path remains active even after the initial trigger—be it current injection or overvoltage—has ceased, potentially causing the system to behave unexpectedly or even suffer catastrophic damage due to excessive current levels.
2. **Necessity for Power Cycling:** To rectify a latch-up condition and eliminate the low-impedance path, a complete power cycle of the device is typically required. This not only disrupts normal operation but can also lead to data loss and reduced system availability.
3. **Excessive Current Damage:** The high current levels that flow through the device when latch-up occurs can lead to system upset or catastrophic damage. This is particularly concerning in systems where reliability is critical, and unexpected downtime can have severe consequences.

Furthermore, the risk of latch-up is significantly influenced by external factors such as temperature and adherence to absolute maximum ratings for voltage and current levels applied to the device:

1. **Temperature Effects:** Higher temperatures increase substrate and well resistances, narrowing the effective distance between the N+, P+, and N-Well diffusions. This thermal effect can diminish the latch-up immunity of products, making devices more susceptible to latch-up under elevated temperature conditions.
2. **Adherence to Maximum Ratings:** Latch-up is not a risk if the voltage and current levels applied to the device strictly adhere to the absolute maximum ratings specified by the manufacturer. Deviations from these ratings can significantly increase the likelihood of latch-up, underscoring the importance of operating within these parameters.

These factors highlight the critical nature of understanding and mitigating latch-up to ensure the

reliability and longevity of CMOS devices. By incorporating design techniques that minimize the risk of latch-up and adhering to specified operational limits, the impact of latch-up on device reliability can be significantly reduced [18, 19, 20].

8. Future Trends in Latch-Up Prevention

In the realm of Very Large Scale Integration (VLSI) design, the future trends in latch-up prevention are evolving to address the challenges posed by advanced technologies and complex circuit architectures. These trends focus on innovative strategies and methodologies to enhance the resilience of CMOS devices against latch-up, ensuring their reliability and performance in a wide range of applications [21, 22] (Fig. 8).



Figure 8. Cross-sectional view of LVTSCR.

1. **Addressing Special Pins in Analog and Mixed Signal Products:**
   - The JESD78 Latch-Up Sub-Team is actively working on methodologies to stress special pins such as LDO, PWM, BOOT, PHASE, HB, and VCC, which are traditionally difficult to evaluate for latch-up susceptibility. This initiative aims to develop standardized testing protocols that

can accurately assess the latch-up resistance of these critical components in analog and mixed-signal products.

2. **Low Voltage Process Immunity:**
   - Processes operating with a VDD of less than 0.7 volts exhibit inherent immunity to latch-up. This is attributed to the fact that Bipolar Junction Transistors (BJTs) within these processes do not encounter a sufficiently large Base to Emitter Voltage (Vbe) required to turn ON, effectively mitigating the risk of latch-up. This trend towards lower operating voltages not only enhances energy efficiency but also serves as a natural deterrent against latch-up incidents.
3. **Challenges in 2.5D/3D ICs:**



Figure 9. Structure for HV latchup.

- The advent of 2.5D and 3D Integrated Circuits (ICs) introduces new challenges in latch-up prevention, primarily due to the complexity of recognizing external Input/Output (IO) pins and diffusions at the assembly level. These challenges include (Fig. 9):
  - Identifying external IOs for every die from the assembly level without the use of markers.
  - Topologically identifying external diffusions inside every die, facilitating the assignment of voltages to external IOs from the assembly level, again without the reliance on markers.
  - Accounting for different technology nodes and foundries for the dies, which requires a nuanced understanding of each technology's specific latch-up risks and prevention strategies. These complexities necessitate the development of advanced methodologies and tools capable of accurately modeling and mitigating latch-up risks in these sophisticated IC architectures.

These trends underscore the ongoing efforts within the semiconductor industry to innovate and adapt to the evolving challenges of latch-up prevention in CMOS technology. By leveraging lower operating voltages, addressing the unique challenges of analog and mixed-signal components, and tackling the intricacies of 2.5D and 3D ICs, the industry aims to enhance the reliability and performance of VLSI designs, ensuring their continued success in a wide range of applications.

9. Conclusion

The exploration of latch-up in CMOS devices throughout the article captures the essence of its critical impact on the reliability and longevity of semiconductor devices in VLSI design. By dissecting its mechanisms, primarily the parasitic back-to-back transistors that play a pivotal role in this phenomenon, we've illuminated how latch-up can escalate from a mere inconvenience to a potential device catastrophe. The article successfully highlights a spectrum of mitigation and detection strategies, underscoring the indispensable need for a multifaceted approach in addressing this issue. From physical design adjustments and advanced material integration to rigorous testing protocols, each strategy contributes substantially to enhancing the resilience of CMOS circuits against latch-up. As we project into the future of VLSI design, it becomes apparent that ongoing research and development are crucial for innovating more effective latch-up prevention methodologies. The significance of understanding and combating latch-up cannot be overstated, given its potential to compromise device functionality. The implications of our discussion stretch beyond academic interest, offering a beacon for engineers and designers in their quest to optimize semiconductor device reliability. Through continuous exploration and adaptation of new strategies, the semiconductor industry can aspire to a future where devices not only meet the burgeoning demands of technology but also exhibit an unparalleled resistance to the challenges posed by phenomena like latch-up.

References

[1] Wesley Morris. "Latchup in CMOS". In: *2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual.* IEEE. 2003, pp. 76–84.

[2] Ming-Dou Ker and Wen-Yu Lo. "Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology". In: *IEEE Transactions on semiconductor manufacturing* 16.2 (2003), pp. 319–334.

[3] Charvaka Duvvury and Gianluca Boselli. "ESD and latch-up reliability for nanometer CMOS technologies". In: *IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004.* IEEE. 2004, pp. 933–936.

[4] Yoon Huh, Kyungjin Min, Peter Bendix, Valery Axelrad, Ravindra Narayan, Jau-Wen Chen, Larry D Johnson, and Steven H Voldman. "Chip level layout and bias considerations for preventing neighboring I/O cell interaction-induced latch-up and inter-power supply latch-up in advanced CMOS technologies". In: *2005 Electrical Overstress/Electrostatic Discharge Symposium.* IEEE. 2005, pp. 1–8.

[5] Catherine Redmond. "Winning the battle against latchup in CMOS analog switches". In: *Analog Dialogue* 35.5 (2001), pp. 21–23.

[6] Haiyang Wang, Jiayin Li, Hao Li, Kaiqi Xiao, and Hong Chen. "Experimental study and spice simulation of CMOS inverters latch-up effects due to high power microwave interference". In: *Progress In Electromagnetics Research* 87 (2008), pp. 313–330.

[7] Gianluca Boselli, Vijay Reddy, and Charvaka Duvvury. "Latch-up in 65nm CMOS technology: a scaling perspective". In: *2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual.* IEEE. 2005, pp. 137–144.

[8] Ming-Dou Ker and Kun-Hsien Lin. "The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs". In: *IEEE journal of solid-state circuits* 40.8 (2005), pp. 1751–1759.

[9] W Danielak, W Machado, M Jaffer, S Waldstein, A Jordan, M Sachdev, and D Li. "Latch-Up Root Cause Analysis for New ASIC Design". In: *INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS.* Vol. 33. ASM International; 1998. 2007, p. 337.

[10] Krzysztof Domanski. "Latch-up in FinFET technologies". In: *2018 IEEE International Reliability Physics Symposium (IRPS).* IEEE. 2018, pp. 2C–4.

[11] Kyechong Kim and Agis A Iliadis. "Latch-up effects in CMOS inverters due to high power pulsed electromagnetic interference". In: *Solid-State Electronics* 52.10 (2008), pp. 1589–1593.

[12] Radhakrishnan Sithanandam, Chanhee Jeon, Kitae Lee, Woojin Seo, Kwanjae Song, Yiseul Kim, Jordan Davis, Sukjin Kim, Hangu Kim, et al. "Unexpected Latchup Risk Observed in FDSOI Technology–Analysis and Prevention Techniques". In: *2018 40th Electrical Overstress Electrostatic Discharge Symposium (EOS/ESD)*. IEEE. 2018, pp. 1–7.

[13] M-D Ker and S-F Hsu. "Component-level measurement for transient-induced latch-up in CMOS ICs under system-level ESD considerations". In: *IEEE Transactions on Device and Materials Reliability* 6.3 (2006), pp. 461–472.

[14] Sarah Azimi and Luca Sterpone. "Micro latch-up analysis on ultra-nanometer vlsi technologies: a new monte carlo approach". In: *2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)*. IEEE. 2017, pp. 338–343.

[15] V Vashchenko, Ann Concannon, Marcel ter Beek, and P Hopper. "LVTSCR structures for latch-up free ESD protection of BiCMOS RF circuits". In: *Microelectronics Reliability* 43.1 (2003), pp. 61–69.

[16] Gianluca Boselli and Charvaka Duvvury. "Trends and challenges to ESD and Latch-up designs for nanometer CMOS technologies". In: *Microelectronics Reliability* 45.9-11 (2005), pp. 1406–1414.

[17] Hui-Wen Tsai and Ming-Dou Ker. "Latch-up protection design with corresponding complementary current to suppress the effect of external current triggers". In: *IEEE Transactions on Device and Materials Reliability* 15.2 (2015), pp. 242–249.

[18] Chun-Cheng Chen and Ming-Dou Ker. "Study and Verification on the Latch-Up Path Between I/O pMOS and N-Type Decoupling Capacitors in 0.18-backslash CMOS Technology". In: *IEEE Transactions on Device and Materials Reliability* 19.2 (2019), pp. 445–451.

[19] Markus PJ Mergens, Christian C Russ, Koen G Verhaege, John Armer, Phillip C Jozwiak, and Russ Mohn. "High holding current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation". In: *Microelectronics Reliability* 43.7 (2003), pp. 993–1000.

[20] RuiBin Li, Wei Chen, DongSheng Lin, ShanChao Yang, XiaoYan Bai, GuiZhen Wang, Yan Liu, Chao Qi, and Qiang Ma. "Study of latch-up immunization in bulk CMOS integrated circuits exposed to transient ionizing radiation". In: *Science China Technological Sciences* 55 (2012), pp. 3242–3247.

[21] Hui-Wen Tsai and Ming-Dou Ker. "Improve latch-up immunity by circuit solution". In: *2015 IEEE 22nd International Symposium on the Physical and Failure Analysis of Integrated Circuits*. IEEE. 2015, pp. 527–530.

[22] Tadahiro Kuroda. "Low-power, high-speed CMOS VLSI design". In: *Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors*. IEEE. 2002, pp. 310–315.