Design Rule Violations Optimization During Physical Routing
DOI:
https://doi.org/10.63995/UCTL6955Keywords:
28 nm ASIC, Co-Optimization, DRV Optimization, ICC2, Physical Routing, Timing ClosureAbstract
Maximum capacitance, maximum transition, and maximum fanout electrical design rule violation (DRVs) are major impediments in the contemporary ASIC physical-design, which directly affect signal integrity, timing performance, and manufacturability. Conventional sequential optimization flows can result into iterative regressions and extend design closure and risk frequency targets. The current paper describes an ICC2-based co-optimization strategy that jointly works on electrical DRVs and timing closure in physical routing. The flow combines both DRV-aware and timing-driven control into a single optimization cycle, using net splitting, driver upsizing, buffer tree insertion, and layer promotion. As shown in experimental data on a 28 nm ASIC block with approximately 1.2M instances, zero convergence to DRVs is obtained and timing closure is obtained at 454.5 MHz with 2.2 ns cycle. Worst Negative Slack had improved to +0.03 ns, Total Negative Slack had been reduced to 0.02 ns and the number of closure iterations had significantly decreased (almost 40 per cent) compared with sequential methods. The paper also presents the scalability to hierarchical SoC designs, voltage island integration, and further AI-assisted routing strategies.
Downloads
References
[1] Thomas R Bednar, Patrick H Buffet, Randall J Darden, Scott W Gould, and Paul S Zuchowski. “Issues and strategies for the physical design of system-on-a-chip ASICs”. In: IBM Journal of Research and Development 46.6 (2002), pp. 661–674. DOI: https://doi.org/10.1147/rd.466.0661
[2] Siting Liu, Ziyi Wang, Fangzhou Liu, Yibo Lin, Bei Yu, and Martin DF Wong. “Sign-off timing considerations via concurrent routing topology optimization”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44.5 (2024), pp. 1942–1953. DOI: https://doi.org/10.1109/TCAD.2024.3506216
[3] Yiting Wang, Wanghao Ye, Yexiao He, Yiran Chen, Gang Qu, and Ang Li. “MCP4EDA: LLMPowered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization”. In: arXiv preprint arXiv:2507.19570 (2025).
[4] Jason Cong. “Coping with Interconnects”. In: Proceedings of the 2025 International Symposium on Physical Design. 2025, pp. 222–230. DOI: https://doi.org/10.1145/3698364.3712622
[5] Mostafa Darvishi. “Practical Timing Closure in FPGA and ASIC Designs: Methods, Challenges and Case Studies”. In: (2025). arXiv:2510.26985.
[6] Minsoo Kim. Robust Physical Design and Design Technology Co-Optimization Methodologies at Advanced VLSI Technology. University of California, San Diego, 2023.
[7] Jiajia Li, Hyein Lee, and Andrew B. Kahng. “PROBE-2.0: Advanced Backend-of-Line Modeling for Timing-Driven Routing”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39.11 (2020), pp. 3817–3830.
[8] Carl Sechen. VLSI placement and global routing using simulated annealing. Vol. 54. Springer Science & Business Media, 2012.
[9] Soujanya Avadhani MD et al. “Future of Timing Analysis in VLSI Circuits”. In: International Journal of Electrical Engineering and Technology 11.4 (2020). DOI: https://doi.org/10.34218/IJEET.11.4.2020.007
[10] Suhas Krishna Kashyap and Sule Ozev. “IMPRoVED: Integrated Method to Predict PostRouting setup Violations in Early Design Stages”. In: ACM Transactions on Design Automation of Electronic Systems 28.4 (2023), pp. 1–23. DOI: https://doi.org/10.1145/3572546
[11] Andrew B. Kahng, Seokhyeong Kang, and Minsoo Kim. “Holistic Physical Design Optimization for Advanced Technology Nodes”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40.11 (2021), pp. 2195–2208.
[12] Minsoo Kim, Andrew B. Kahng, and Jens Lienig. “Systematic Co-Optimization of Timing, Power, and Routability in Advanced Physical Design”. In: IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems 41.8 (2022), pp. 2741–2754.
[13] Yifan Li, Ruizhi Liu, Zhisheng Zeng, Zengrong Huang, Zhipeng Huang, Dongbo Bu, and Xingquan Li. “AiDRC: Accelerating Detailed Routing by AI-Driven Design Rule Violation Prediction and Checking”. In: ACM Transactions on Design Automation of Electronic Systems (2025).
[14] Alan J Drake, Robert M Senger, Harmander Singh, Gary D Carpenter, and Norman K James. “Dynamic measurement of critical-path timing”. In: 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial. IEEE. 2008, pp. 249–252. DOI: https://doi.org/10.1109/ICICDT.2008.4567288
[15] Kuruva Lakshmanna, Fahimuddin Shaik, Vinit Kumar Gunjan, Ninni Singh, Gautam Kumar, and R Mahammad Shafi. “Perimeter degree technique for the reduction of routing congestion during placement in physical design of VLSI circuits”. In: Complexity 2022.1 (2022), p. 8658770. DOI: https://doi.org/10.1155/2022/8658770
[16] Vishal Mahida, Bhavesh Soni, and Nilesh Ranpura. “Performance Enhancement of “ARP Block” using 28nm Technology node”. In: 2023 IEEE International Symposium on Smart Electronic Systems (iSES). IEEE. 2023, pp. 105–108. DOI: https://doi.org/10.1109/iSES58672.2023.00031
[17] Peng Cao, Zhitong Li, Wei Ding, Yibo Lin, Bei Yu, and Martin D. F. Wong. “A GNN-Based Placement Optimization Guidance Framework by Physical and Timing Prediction”. In: Electronics 14.2 (2025), p. 329. DOI: https://doi.org/10.3390/electronics14020329
[18] Robert B Hitchcock. “Timing verification and the timing analysis program”. In: Papers on Twenty-five years of electronic design automation. 1988, pp. 446–456. DOI: https://doi.org/10.1145/62882.62936
[19] Minsoo Kim and Andrew B. Kahng. “Design-Technology Co-Optimization for Advanced VLSI Nodes”. In: IEEE Design & Test 39.5 (2022), pp. 30–39.
[20] Wei-Ting J Chan, Pei-Hsin Ho, Andrew B Kahng, and Prashant Saxena. “Routability optimization for industrial designs at sub-14nm process nodes using machine learning”. In: Proceedings of the 2017 ACM on International Symposium on Physical Design. 2017, pp. 15–21. DOI: https://doi.org/10.1145/3036669.3036681
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution 4.0 International License.
© The Author(s). Published by Fusion of Multidisciplinary Research, An International Journal (FMR), Netherlands.
This is an open-access article distributed under the Creative Commons Attribution license, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author(s) and source are credited.