Crosstalk-Driven and Timing-Driven Routing in a 28 nm ASIC: A Comparative Study
DOI:
https://doi.org/10.63995/IOKJ2989Keywords:
28 nm, ASIC Routing, Crosstalk Analysis, ICC2, Physical Design, Signal Integrity, Timing-Driven RoutingAbstract
Interconnect coupling capacitance has become a major problem in deep-submicrometer 28 nm ASIC designs both in signal integrity and timing closure. Traditional routing methods, which mainly rely on wire-length and routability are not effective in dealing with delay and noise caused by crosstalk. This paper introduces a crosstalk-based and timing-based routing architecture which is the model that crosstalk-induced congestion propagates spatially among neighboring nets. Crosstalk-conscious, static timing analysis is used, including timing window overlap to do a critical net identification and prioritization. The proposed iterative routing technique incorporates the use of net reordering, wire spacing, shielding, buffering and physical separation as a solution to counter the effects of coupling. Experimental results on industrial benchmark circuits show that worst negative slack is greatly improved and signal integrity violations are also greatly reduced with only small overhead costs in area and routing congestion which leads to improved timing robustness and reliability in 28 nm VLSI layouts.
Downloads
References
[1] T. K. Reddy, P. Saxena, and S. R. Nassif. “Crosstalk-aware static timing analysis for advanced technology nodes”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39.11 (2020), pp. 3902–3913.
[2] Tulasi Naga Jyothi Kolanti and Vasundhara Patel Kerehalli Shankar Rao. “Crosstalk noise anal- ysis and reduction using shielding techniques in nanoscale interconnects”. In: International Journal of Circuit Theory and Applications 48.6 (2020), pp. 915–928.
[3] Andrew B. Kahng, Sungjoo Kang, and Rajat Kumar. “Signal integrity challenges and solutions in advanced VLSI interconnects”. In: IEEE Design & Test 37.6 (2020), pp. 44–53.
[4] Masaya Shintani, Yusuke Ishii, and Koji Kobayashi. “Impact of interconnect coupling on tim- ing variability in nanoscale CMOS”. In: IEEE Transactions on Semiconductor Manufacturing 33.4 (2020), pp. 559–567.
[5] Rifhan Amira Mohd Razif, Mohd Norzaidi Hamidon, and Siti Juwairiah Elias. “Review of crosstalk mitigation techniques in deep submicron ICs”. In: IOP Conference Series: Materials Science and Engineering. Vol. 701. 2020. DOI: https://doi.org/10.1088/1757-899X/701/1/012037
[6] Jason Cong, Minkyu Cho, and Yuan Zhang. “Interconnect-centric physical design for ad- vanced technology nodes”. In: ACM Transactions on Design Automation of Electronic Systems 26.2 (2021).
[7] S. R. Nassif and Mark A. Horowitz. “Modeling and analysis of crosstalk noise in modern ASIC designs”. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29.3 (2021), pp. 493–504.
[8] Parsa Zarkesh-Ha, Hao Zhang, and Massoud Pedram. “Signal integrity-driven routing opti- mization in nanoscale VLSI”. In: Integration, the VLSI Journal 77 (2021), pp. 90–101.
[9] Kaustav Banerjee and Anirudh Mehrotra. “Interconnect scaling and signal integrity in nanome- ter technologies”. In: IEEE Circuits and Systems Magazine 21.4 (2021), pp. 16–29.
[10] Leilei Jin, Jiajie Xu, Wenjie Fu, Hao Yan, and Longxing Shi. “ChronoTE: Crosstalk-aware tim- ing estimation for routing optimization”. In: Proceedings of the IEEE International Conference on Computer-Aided Design. 2023.
[11] Yifan Li, Zhe Chen, and Xiaoqing Hong. “SI-aware global routing for timing closure in ad- vanced technology nodes”. In: IEEE Transactions on Computer-Aided Design of Integrated Cir- cuits and Systems 41.5 (2022), pp. 1321–1332.
[12] Manas Borah, Anirban S. Dhar, and Sunil Khatri. “Crosstalk-induced delay modeling for static timing analysis in nanometer CMOS”. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30.4 (2022), pp. 481–492.
[13] Haoxiang Xu, Yibo Wang, and Jiang Hu. “Machine learning-based prediction of crosstalk hotspots in physical design”. In: ACM Transactions on Design Automation of Electronic Sys- tems 27.3 (2022).
[14] Rohan Karandikar and Sachin S. Sapatnekar. “Accurate coupling-aware timing analysis for dense routing environments”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41.9 (2022), pp. 2810–2821.
[15] Andrew B. Kahng, Chang-Hyun Park, and Xinyu Xu. “Physical design optimization under signal integrity constraints”. In: IEEE Design & Test 39.4 (2022), pp. 72–81. DOI: https://doi.org/10.1109/MDAT.2022.3179247
[16] Jaehoon Lee and Taewhan Kim. “Hold-time violation analysis due to crosstalk in clock net- works”. In: IEEE Transactions on Circuits and Systems I 70.2 (2023), pp. 689–701.
[17] Shubham Gupta, Nikhil Verma, and Rajit Manohar. “Crosstalk-aware ECO methodologies for timing closure”. In: Integration, the VLSI Journal 87 (2023), pp. 125–135.
[18] Leilei Jin, Jiajie Xu, and Longxing Shi. “A crosstalk-aware timing prediction method in rout- ing”. In: arXiv preprint arXiv:2403.04145 (2024).
[19] Yifan Zhao, Ming Zhang, and Jun Xiong. “Advanced parasitic extraction and SI-aware STA for 28 nm and below”. In: Microelectronics Journal 140 (2024).
[20] Prateek Sharma and S. R. Nassif. “Crosstalk-aware timing closure for high-frequency ASICs”. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 32.1 (2024), pp. 33–44.
[21] Jason Cong and Zhenhai Pan. “Interconnect optimization with timing and SI co-design”. In: ACM Journal on Emerging Technologies in Computing Systems 20.1 (2024).
[22] Mohammad R. Khan, Andrew B. Kahng, and Stefan Mantik. “Routing congestion and signal integrity trade-offs in advanced nodes”. In: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43.6 (2024), pp. 1894–1906.
[23] Seongho Kim and David Z. Pan. “Adaptive signal-integrity-aware routing using predictive models”. In: Proceedings of the Design Automation Conference. 2024.
[24] Yibo Wang, Han Liu, and Jiang Hu. “SI-driven physical design optimization for sub-30 nm ASICs”. In: IEEE Access 13 (2025), pp. 21045–21058.
[25] Amit Verma and Pankaj Saxena. “Crosstalk-driven routing and timing closure methodologies in modern VLSI”. In: Microprocessors and Microsystems 102 (2025).
[26] Kunal Patel, Saurabh Gupta, and R. A. Mishra. “Signal integrity-aware STA and routing con- vergence for high-density designs”. In: Integration, the VLSI Journal 94 (2025).
Downloads
Published
Issue
Section
License
This work is licensed under a Creative Commons Attribution 4.0 International License.
© The Author(s). Published by Fusion of Multidisciplinary Research, An International Journal (FMR), Netherlands.
This is an open-access article distributed under the Creative Commons Attribution license, which permits unrestricted use, distribution, and reproduction in any medium, provided the original author(s) and source are credited.